2 /Vsec, V T ≈ ≈3.5V, S≈ ≈0.55V/dec) are comparable to the electrical performances observed for an inverted-staggered bottom-gate a-Si:H TFT. We have shown that the TFT field-effect mobility first increases with the a-Si:H thickness, and then decreases for thicker a-Si:H films. This change of the electrical performances can be associated either with the variation of a-Si:H microstructure with film thickness during the PECVD processes or a large density of TFT back interface states; it also involves the source/drain parasitic access resistances, especially for thick a-Si:H layers.
Introduction
Based on the order of thin-film deposition, there are two types of a-Si:H TFT structures: invertedstaggered bottom-gate and normal-staggered topgate [1] . Today the top-gate TFT structure is not used by the majority of flat-panel display producers. It is generally believed that the top-gate a-Si:H TFTs have a much worse electrical performance (lower mobility and higher threshold voltage) than inverted-staggered bottom-gate a-Si:H TFTs [2] .
In this paper, the experimental and simulated results of the influence of a-Si:H thickness on the TFT electrical performances clearly indicate that a highperformance top-gate a-Si:H TFT can be fabricated over a large-area from PECVD layers.
Experiment
Glass substrates covered with amorphous silicon oxide (a-SiO x :H) were used to fabricated the top-gate a-Si:H TFT structures. First a 400Å-thick indium-tinoxide (ITO) layer was patterned as source and drain electrodes, and selective ohmic source/drain contacts were formed in-situ by P-treatment process of the ITO patterned electrodes in a PECVD system [3] . Following the P-treatment process, an intrinsic a-Si:H layer and hydrogenated amorphous silicon nitride (a-SiNx:H) gate insulator were deposited by the PECVD technique at 250°C. A 4500Å thick aluminum layer was used as the gate electrode. The amorphous silicon nitride thickness was not the same for all the samples; we, therefore, used the gate electrical field rather than the gate voltage:
The device parameters, such as the field-effect mobility (µ FE ) and the threshold voltage (V T ), were extracted from a-Si:H TFT I D -V G characteristics by least-square fitting to the MOSFET gradual channel approximation equation: We have also observed a non-linearity of I D -V G characteristics for thinner a-Si:H layers, which can be associated with a higher value of a-Si:H band-tail state density [4] . The a-Si:H film thickness dependence of the fieldeffect mobility and threshold voltage is shown in Figure 2 . The values corresponding to a 100µm-long TFT and the intrinsic values, extracted by the Transmission Line Method (TLM) [5] , are given. The increase of the intrinsic mobility, together with the reduction of the subthreshold slope (insert in Figure 1 ) clearly indicate an improvement of a-Si:H electronic quality in terms of the density-of-states. However, for very thick films, the TFT field-effect mobility decreases with increasing a-Si:H thickness: this is due to a stronger influence of the parasitic source and drain access resistances. The rapid increase of the series resistances for thick a-Si:H films has been confirmed by the TLM results: TFT total series resistivities (source and drain contacts and access regions to the conduction channel), for a gate voltage of 15V above threshold voltage, are about 0.2 and 10Ωcm 2 for, respectively, 300 and 2330Å-thick a-Si:H TFTs. The decrease of TFT threshold voltage with increasing a-Si:H thickness could be associated with the improvement of a-Si:H electronic quality and/or with a weaker influence of TFT back interface (between the glass coating layer and the amorphous silicon) states on TFT electrical performances.
Results and discussion
For a 1350Å thick 100µm-long a-Si:H TFT, the values of µ FE and V T are about 0.75cm 2 /Vsec and 3.5V, respectively. These values are comparable to the values obtained for state-of-the-art inverted-staggered bottomgate a-Si:H TFT having a similar a-Si:H layer thickness [5] . Figure 3 shows the variation of the field-effect channel conductance activation energy as a function of V G for top-gate a-Si:H TFTs. To reduce the effect of the source/drain series resistance on the extraction of E A from the Arrhenius plot, long channel length (100µm) aSi:H TFTs were used [6] . A small series resistance effect (increase of E A with decreasing L) on E A -values can be observed in Figure 3 for a-Si:H TFTs with channel lengths of 10 and 100 µm. It should be noted that, for a-Si:H films thicker than 1350Å, the effect of the series resistances becomes significant even for 100µm-long TFTs. We can conclude from this figure that a top-gate a-Si:H TFT with a thin a-Si:H layer (~120Å) has a high E A -value (≈0.15eV) in the ON-state (V G >V T ) in comparison with typical bottom-gate a-Si:H TFTs (E A ≈0.08eV). However, the E A -values decrease with increasing a-Si:H layer thickness. A thicker a-Si:H topgate TFT has an E A -value (E A ≈0.08eV) similar to that obtained for a bottom-gate a-Si:H TFT. Assuming that E A corresponds to the Fermi level position in the conduction channel, a higher E A -value indicates that higher densities of conduction-band-tail-and deep-gapstates are present in thinner a-Si:H films. The experimental results discussed above are confirmed by the 2D simulation data. Figure 5 shows the evolution of the a-Si:H density-of-states parameters (band tail slope and deep-gap states) required to fit the experimental I DS -V DS characteristics of a-Si:H TFTs with different a-Si:H thicknesses as shown in Figure 4 . It is clear from this figure that a-Si:H density-ofstates decreases with increasing a-Si:H thickness. The optimum a-Si:H thickness for the best TFT electrical performances is about 1350Å, for a 100µm-long TFT. This is consistent with the data shown in Figure 2 .
The thickness influence has also been observed in the high-frequency (100kHz) capacitance-voltage (C-V) characteristics of the metal-insulator-semiconductor (MIS) capacitors, where a higher degree of C-V curve stretch-out was observed for thinner a-Si:H films. These results are in agreement with the photothermal deflection spectroscopy (PDS) [7] and the electron spin resonance (ESR) [8] measurements, which have indicated that a higher deep-gap state density is expected for thinner a-Si:H films.
Reflective display
High-performance top-gate a-Si:H TFTs described in this paper can be used as a switching device in transmissive and reflective flat panel displays. A crosssection of 12.1" SVGA reflective (R)-TN mode TFT LCD is shown in Figure 6 . The color R-TN AMLCD (normally black mode) consists of TFT active-matrix substrate, single polarizer, front scattering film, retardation film, color filter, and TN LC layer. In the configuration shown in Figure 6 , the pixel electrode of the top-gate TFT is used as an internal reflector and is located just below the liquid crystal homogeneous alignment layer to avoid a parallax problem associated with the glass substrate. The pixel electrode was expanded above bus line and TFT to achieve a high aperture-ratio (88.5%). This pixel configuration is called Field Shielded Pixel (FSP) structure. The upper substrate includes the front scattering film to enhance the output (reflected) light from the display. The retardation film between polarizer and liquid crystal cell is added to display the achromatic colors.
The variations of the reflectance and the contrastratio of the color R-TN AMLCD with viewing angle are shown in Figure 7 ; the angle of the incident light source is fixed at -30°. In this figure, the maximum reflectance is larger than 100% and the reflectance within ±15°f rom the detector angle at the maximum is 60% in comparison with the standard white (BaSO 4 ). Similarly, the maximum contrast-ratio is 6:1 and the contrast-ratio within ±15° from the detector angle at the maximum is 5:1. These values are comparable to those of the newspaper (reflectance and contrast-ratio are about 60% and 5:1, respectively). The fabricated prototype color R-TN AMLCD has an excellent gray scale (64 levels), and could display 262,144 colors that are controlled by top-gate a-Si:H TFT with a low driving voltage (<5V).
The specifications of 12.1'' SVGA reflective full color display are given in Table 1 . Note a high aperture-ratio and a low number of photolithography steps (for a transmissive color display, 10 photomask steps are required) that are needed to fabricate this full color reflective display.
Although usage of the color filters with a lower transmittance can result in a better chromaticity, it can cause a lower reflectance at the same time. Thus, for the present R-TN AMLCD, the RGB color filters with their transmittance of about 60 to 70% were used to satisfy both the chromaticity and the reflectance display requirements; and the chromaticity of our R-TN AMLCD is comparable to that of color pictures in a newspaper. Another factor that will affect the chromaticity is the back scattering of light from the front scattering film [9] . Further improvement of the front scattering film is needed to achieve a higher contrast-ratio and a better chromaticity of R-TN AMLCDs.
Conclusion
In this paper we have demonstrated that highperformance top-gate a-Si:H TFTs can be fabricated by the PECVD technique over a large-area. Hence, the general belief that top-gate a-Si:H TFTs have a worse electrical performance than bottom-gate a-Si:H TFTs is a myth rather than reality. We have also demonstrated that the top-gate TFT technology can be successfully applied to full color reflective TN AMLCDs.
